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Abstract - The low-loss single semi-coaxial (S-SC) and
differential semi-coaxial (D-SC) interconnects based on a
standard 0.18-gm CMOS process are presented for the first time.
Compared to the attenuation constant (a) reported for microstrip
and CPW interconnects in CMOS process, the S-SC line shows
the lowest loss of 0.90 dB/mm at 50 GHz. The D-SC line also
presents a very low differential-mode a of 1.00 dB/mm at high
frequencies. The characteristics of D-SC lines for differential-
mode and common-mode are also investigated in details based on
the measured mixed-mode S-parameters.
Index Terms - CMOS, CPW, differential line, microstrip,
semi-coaxial interconnects.
I. INTRODUCTION
As the operation frequency of the silicon-based integrated-
circuits dramatically increases, the impacts of interconnects on
the circuit performance become non-negligible [1]-[2]. For
high frequency circuits, the commonly used interconnect
structures are the microstrip (MS) line [3]-[4] and coplanar-
waveguide (CPW) [4]-[6]. For Si-based ICs, however, they
may not be the best candidates due to the crosstalk between
the signal lines (MS line) and the signal loss from the lossy Si
substrate (CPW) [7].
Intuitively, a coaxial line is probably one of the best choices
for low loss and low crosstalk interconnects at high
frequencies. In this study, low-loss interconnects with a semi-
coaxial (SC) structure are realized by utilizing the multiple
metal layers in modem CMOS process. Both single SC (S-SC)
and differential SC (D-SC) lines are designed and
characterized. With a semi-rounded ground plane, the SC line
structure can be expected to present characteristics close to
ideal transmission lines. Similar concepts have been reported
in [8], but only with simulated results of S-SC lines in SOI
process. Investigation on both S-SC and D-SC lines in
standard CMOS technologies has not been reported to date.
In this paper, the low-loss S-SC and D-SC lines are
designed and characterized from 0.2 to 50 GHz. Section II
compares different interconnect structures, and describes the
design procedure. Section III presents measured results and
discussions of S-SC and D-SC lines. The characteristics of D-
SC lines for differential-mode and common-mode are also
investigated in details based on the measured mixed-mode S-
parameters [9]. Section IV concludes this work.
II. DESIGN OF S-SC AND D-SC INTERCONNECTS
Three different RF interconnect structures in CMOS
process are shown in Fig. 1. As shown in Fig. l(a), the MS
line suffers from signal crosstalk, while possesses a good
shielding from the lossy Si substrate. On the other hand, the
CPW can be expected to show better crosstalk elimination by
the two adjacent ground lines, as shown in Fig. 1(b). However,
this structure cannot prevent the loss introduced by the
unshielded Si substrate, which is referred as substrate skin
effect [7]. By using a semi-rounded ground plane, as shown in
Fig. l(c) and (d), the SC lines provide a perfect shielding of
the signal lines from the crosstalk and the lossy substrate to
achieve a low-loss characteristic over a wide frequency range.
The designed SC lines were fabricated in a standard 1P6M
0.18-ptm CMOS process. The signal line utilizes the top-metal
layer (M6) with a thickness of 2.34 ptm, while the semi-
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Fig. 1. RF interconnect structures for (a) MS line, (b) CPW, (c) SC
line, (d) differential SC line in a standard 1P6M CMOS process.
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TABLE I
GEOMETRIES OF DESIGNED SC LINES (L = 400 pm)
Ws S wtg ZO
(pm) (pm) (pm) (Q)
S-SCi, D-SC1 15 2.4 15 33
S-SC2, D-SC2 15 79.5 15 50
S-SC3, D-SC3 5 2.4 5 50
S-SC4, D-SC4 5 10.8 5 75
rounded ground planes employs the multiple metal layers
from MI to M6. For S-SC lines, the geometries were designed
by the empirical equations for Zo [10] with three different
characteristic impedances (Z0) of 33, 50, and 75 Q, as
summarized in Table I. The Wtg was designed the same as Ws,
and the Ws, S, and Wtg of the D-SC lines are identical to those
of the S-SC lines. The length of all SC lines is 400 ptm due to
the limited chip area.
III. MEASUREMENT RESULTS AND DISCUSSIONS
The S-SC lines were measured on-wafer with Cascade
coplanar ground-signal-ground (GSG) infinity probes and
Agilent 851OXF two-port vector network analyzer (VNA)
from 0.2 to 50 GHz, and D-SC lines with GSGSG infinity
probes and Agilent E8364A four-port PNA. For the Si-based
interconnects measurements, de-embedding becomes a critical
issue due to the low signal level and the lossy Si substrate. In
this study, special cares were taken for the probing pads to
achieve an accurate de-embedded procedure. First, a grounded
MI is applied underneath the probing pads to eliminate the
generation of frequency-dependent series resistance and
inductance from the lossy Si substrate [7]. Second, the pads
area is minimized to 50 x 50 ptm2 to alleviate the parallel
parasitic capacitance.
A. Characteristics ofS-SC Lines
After de-embedding, Z0 and attenuation constant (a) of the
S-SC lines were both extracted from the measured S-
parameters [11], as shown in Fig. 2. The line S-SC2 presents
an a of 0.90 dB/mm at 50 GHz. Compared to the a values of
5.04 dB/mm (MS line) and 1.22 dB/mm (CPW) previously
reported in a 0.13-ptm CMOS process with a top metal
thickness of 3.3 pm [4], the CMOS SC line here shows a
substantially lower value even with a smaller top-metal
thickness of 2.34 ptm. This can be attributed to the lossy Si
substrate is perfectly shielded and the semi-coaxial structure
can support a wave propagation close to an ideal TEM mode.
Also observed from Fig. 2, the dependence of a on the
interconnect geometry can be understood by the equation of a
low-loss interconnect:
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Fig. 2. Z0 and a for S-SC lines (L = 400 ptm).
R
a=
2Zo
(1)
where R is the distributed resistance. As can be seen, a is not
only proportional to R but also inversely proportional to Z0.
From a comparison between the lines with the same Ws, a
larger Z0 results in a smaller a. For lines with the same Zo, the
wider line (S-SC2) presents a lower loss. The trends of a in
Fig. 2 are all consistent with (1).
B. Characteristics ofD-SC Lines
Since a four-port D-SC line is driven by both the
differential- and common-mode signals, the RF characteristics
are usually described using the mixed-mode S-parameters.
Four 2X2 matrixes are included, and referred as the S-
parameters of differential-mode (Sdd), common-mode (Scc),
differential-to-common-mode (Sdc), and common-to-
differential-mode (Scd). The measured four-port S-parameters
of D-SC lines are converted to the mixed-mode S-parameters
[12]. For a symmetric differential line as studied here, Sdc and
Scd are not existed, and only Sdd and Scc are discussed. The
measured differential-mode Zo (Zodd) and a (add) can be
calculated from Sdd, while the common-mode Z0 (Z0cc) was
obtained from Scc. As shown in Fig. 3, the line D-SC2 shows
the lowest add of 1.00 dB/mm at around 50 GHz, which can
be explained by the similar reasons of the S-SC lines. In
addition, for a weakly coupled differential line, Zodd should be
- 2Zo and Z0cc - Z012. This can be observed from line D-SC2
due to a large signal line spacing (S) of 79.5 ptm is employed.
Fig. 4(a) is the distributed RLGC circuit model of a
symmetric differential line including the coupling effect
between the two signal lines. The distributed mutual
inductance (Lm) and capacitance (Cm) describe the intensity of
current coupling and voltage coupling, respectively. The four-
port differential line model can be converted to one
differential- and one common-mode two-port circuit models,
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Fig. 3. Differential-mode ZO (Zodd), common-mode ZO (Zo,,), and
differential-mode a (add) for D-SC lines (L = 400 ptm).
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Fig. 4. Distributed RLGC circuit model for a symmetric differential
line: (a) four-port model, (b) differential-mode, (c) common-mode.
as shown in Fig. 4(b) and (c), respectively. The relation
between the four-port and the two-port circuits are also
indicated in the figure.
Fig. 5 and Fig. 6 present the extracted distributed RLGC
components for differential- and common-mode circuit
models, respectively. As shown in Fig. 5(a) and Fig. 6(a), Rdd
and RCC increase with frequency due to skin effect and
proximity effect. In addition, the observed 2RCC is higher than
Rddl2, instead of equal in an ideal case. This can be attributed
to the common-mode signal currents repel each other at the
edges of the signal lines, while the differential-mode attract
each other both due to proximity effect. Both effects reduce
the current cross section but the repelled condition results in a
relatively smaller area. The Ldd and LCC decrease rapidly at low
frequencies due to the current loop area is reduced both by
skin and proximity effects. At high frequencies, the frequency
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Fig. 5. Differential-mode (a) RL and (b) GC for D-SC lines.
dependence of inductance becomes smaller due to the total
current loop area approaches a minimum value.
The increased Gdd and G, with frequency can be attributed
to the dielectric conductivity, which is proportional to
frequency, as shown in Fig. 5(b) and Fig. 6(b). In addition, the
almost frequency-independent Cdd and Ccc suggest that the
dispersion effect of the equivalent dielectric constant is very
small.
IV. CONCLUSIONS
In this paper, the low-loss S-SC and D-SC lines in a
standard CMOS process were investigated for the first time.
The S-SC and D-SC lines present the lowest a of 0.90 dB/mm
and add of 1.00 dB/mm at 50 GHz, respectively. The mixed-
mode S-parameters were adopted to characterize the four-port
D-SC lines. The observed trends of distributed RLGC
components of D-SC lines were explained in details. The
results can be very useful for high-frequency interconnect
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Fig. 6. Common-mode (a) RL and (b) GC for D-SC lines.
design optimization of both single-ended and differential
circuits in standard CMOS processes.
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